This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

58-25265

Feb. 15, 1983
MANUFACTURE OF MOSFET

L6: 1 of 1

INVENTOR: KENJI IMAI

ASSIGNEE: SANYO DENKI KK

APPL NO: 56-123799

DATE FILED: Aug. 6, 1981 PATENT ABSTRACTS OF JAPAN

ABS GRP NO: E173

ABS VOL NO: Vol. 7, No. 103 -

ABS PUB DATE: May 6, 1983

INT-CL: HOIL 29/78; //HOIL 21/316; HOIL 29/62.

ABSTRACT:

PURPOSE: To improve the characteristic of MOSFET by making a source and a drain by using as a mask a poly-Si gate electrode provided on a P type Si substrate through the intermediary of a gate insulated film, by applying high-pressure low-temperature oxidation processing thereto, by exposing poly-Si selectively, and by applying a large amount of doping thereto.

CONSTITUTION:A poly-Si gate electrode 3 is prepared on a P type Si substrate 1 through the intermediary of a gate oxide film 2, and an N type soource 4 and an N type drain 5 are prepared by P diffusion with the electrode 3 as a mask. When they are oxidized subsequently in an atmosphere of high pressure and low temerature, an oxide film 6 on the poly-Si electrode 3 is made thinner than an oxide film 7 on the Si substrate. Next, the poly-Si oxide film 6 is removed selectively and P diffusion is conducted under the condition that the oxide film 7 of the substrate remains. Thereby only the poly-Si 3 is doped much and made to be of low resistance. This constitution enables lowering of a resistance value of the gate electrode of MOSFET wherein the depth of junction of the source and drain and the thickness of the gate oxide film are small, and thus the characteristic thereof can be improved.

- 19 日本国特許庁 (JP)

直特許出頭公開

z 公開特許公報(a)

昭58-25265

弱Int. Cl.³ H 01 L 29/78 9 H 01 L 21/316 識別記号

庁内整理番号 7377-5F 7739-5F 丹公開 昭和58年(1983)2月15日

発明の数 1 審査請求 未請求

(全 2 頁)

SMOSFETの製造方法

29.62

顧 昭56-123799

乳特 22出

預 昭56(1981)8月6日

72 明 者 今井憲次

守口市京阪本通2丁目18番地三

洋電機株式会社内

沙出 類 人 三洋電機株式会社

守口市京阪本通2丁目18番地

活代 理 人 弃理士 佐野静夫

47 M 6

1. 列明の名称 - 403 アミアの製造方法

8. 特許技术の复想

8. 発明の詳細な説明

本発明は ± 0 g - F I I の製造方法に関し、特に手能品シリコンをゲート電極としたセルフアラ

イン技を応用した方法を指供するものである。

表記の 3 0 8 P 3 7 の世テャンネル化に伴い、 ソース、ドレインの接合側は残く。またゲート数 化装も薄くする必要がある。

接合理を残くしようとする結果、従来のPt 0 s の アレデポジション 法でソース、 ドレインを 4 を 7 アラインすると、 ゲード電板を構成する 6 結晶 クリコンへの 導入 不純物が不足して ゲート電 活の 近れ値が高い 支上 と 7 ファライン で 8 世代 と 7 で 7 で 8 世代 と 7 で 7 で 8 世代 と 7 で 7 で 8 世代 と 7 で 8 世紀 に 7 で

本発明はこのような問題点に載みて為されたも のであって、以下に図道を参照しつつ呼近する。

第1回は一導電型半導体基板。何えば?回のシ リコン基長(I)上にゲート最化質(I)を介して多額品 シリコンから成るゲート電圧(I)を設けた状態を示

语标题58- 25265(2)

次にこのゲート電話(3)をお望不過物の拡致に対 するマスクとして非型の不統例、過えば?g0g を プレアポリション法等を用いて拡致して非数のグ

プレデポリション法等を用いて拡致して32回のソース、ドレイン(4)(5)を形成するな(第2回)。 引き続いてこの第2回に示す状態の基礎を高圧 低温界医気中で硬化し、多粧品ショコンから収る

医風雰囲気中で製化し、多結晶ショコンから収る ゲート電話(3)並びにソース、ドレイン(4(5)要面を 酸化する。この高圧医風酸化に依ると、多結晶シ リコン表面に改長する酸化族の厚みが構造し、 別者の方が使者より薄い。具体例を挙げて説明すると、750ででも「4/m²、ステーム酸化を40 分間海下と、第3回に示す如く、多結晶ショコン (3) 表面には約1400 Å の多結晶酸化族(6)が、 またソース、ドレイン(4)(5) 表面には約2500 Å の の系収数化核(7)が天々収長する。

次に通常のまますエッチング法で多数高級化算 (8) 支びに基本数化質(7)をエッチングするのである せ、こので、キャイニには言葉できな品質に質(8) が除去された特点で終了する必要がある。 この 8 8 7 エッチング性の場合、多知品質化等(5)のエッチングレートも基板酸化族(7)のそれも同じであるので、比較的族軍の輝い多點品酸化族(8)が除去された特点でも基板酸化族(7)は8 4 四に示す如く 1000 1 を設度表存している。 1000 4 を設度の厚みの酸化族は通常一般に行われている 2 2 0 8 の アレデポリション性に依る拡散に対する連転効果を有しているので、8 4 回の状態の症状(1)に 2 2 0 8 の アレデポリション性に依る拡散を行うと多 結晶シリコンから成るゲート電腦(3)にのみ多量の場が拡散され、該電艦(3)の低水値を下げる事が出来る。


鬼となる。


している。


▲ 問題の無単な説明


第1 関乃至84 関は本発明後を工程展に示した 新超関であって、(1)は基収、(2)はゲート機化質。 (3)はゲート電系、(4)(5)はソース、ドレイン、(4)は 多粧品酸化質、(7)は裏収酸化質。を失々示している。

世間人 三洋電腦 株式会社 代理人 分理士 住 野 田 大学









(Translation)

(19) Japan Patent Office (JP) (11) Patent Application Release

12 PUBLIC PATENT REPORT (A) Sho.58[1983]-25265

(43) Released: 2/15/83

(51) Int. Cl.' H 01 L 29/78 H 01 L 21/316 29/62 ID symbol Agency Control No.

7377-5F 7739-5F

Examination request: Not yet requested Items in request: 1 (Total 2 pages)

(54) Method of manufacturing MOS FET

(21) Patent application: Sho.56(1981)-123799

(22) Applied for: 8/6/1981

(72) Inventor: Kenji Imai

c/o Sanyo Electric Co., Ltd.
#18 Keihan Hondori 2-chome
Moriguchi-shi, Osaka [Japan]

(71) Applicant: Sanyo Electric Co., Ltd.

#18 Keihan Hondori 2-chome Moriguchi-shi, Osaka [Japan]

(74) Agent: Shizuo Sano, Patent attorney

Specifications

1. Name of Invention: Method of MOS FET manufacture

2. Scope of Patent Application:

1) A method of manufacturing a MOS FET characterized by forming a gate electrode made of polycrystalline silicon through the intermediation of gate insulating film on the surface of a conductive type semiconductor substrate, introducing impurities of the inverse conductive type on the above substrate with this gate electrode as a mask, installing source and drain areas, and next, in a high-pressure low-temperature oxidizing atmosphere, oxidizing the above source and drain and the polycrystalline silicon that forms the gate electrode, and forming both a relatively thin polycrystalline silicon oxidized film on the polycrystalline silicon and a relatively thick oxidized substrate

film on the source and drain surfaces, proceeding to remove the polycrystalline oxide film under conditions whereby the substrate's oxidized film is left on, exposing the polycrystalline silicon, and finally doping this exposed polycrystalline silicon surface with a large amount of impurity to lower its resistance values as a gate electrode.

3. Detailed explanation of invention

This invention is one bearing on a method for MOS FET manufacture and particularly one providing a method for applying the self-aligning method, making polycrystalline silicon the gate electrode.

With the short-channeling of recent MOS-FETs, there is a need to make the source and drain contact surfaces shallow and also to make the gate oxide film thin.

A result of trying to make the contact surfaces shallow, when one has the source and drain self-align by the usual P_2O_5 predeposition method, the impurity introduced into the polycrystalline silicon forming the gate electrode is insufficient and the gate electrode's resistance values stay high and it cannot be used as a FET. Also, in making the source and drain using ion injection it is possible to reduce the polycrystalline silicon's resistance values by using the P_2O_5 predeposition method with the oxidized gate film as a mask after that injection; and yet since the gate oxide film is made thin, the function of the P_2O_5 as a diffusion mask will not be fulfilled.

This invention has been devised with such problem points in mind, and will be carefully described in relation to the figures.

Figure 1 shows the situation wherein gate electrode 3 made of polycrystalline silicon has been installed on a conductive type semiconductor substrate, for example, P-type silicon substrate 1 intermediated by gate oxidized electrode 2.

Next, in Figure 2, we form N-type source 4 and drain 5 by diffusing such an N-type impurity as P_2O_5 by the predeposition method with this as a mask for the N-type impurity diffusion on this gate electrode 3.

Going on, we do oxidation on the substrate under the conditions shown in Figure 2 in a high-pressure low-temperature atmosphere, and oxidize gate electrode 3 made of polycrystalline silicon, as well as gate electrode 3 and the source 4 and drain 5 surfaces. By doing this high-pressure low-temperature oxidation, the thickness of the oxide film deposited on the polycrystalline silicon surface differs from the thickness of the oxide film formed on the monocrystalline silicon surface. The former is thinner than the latter.

To explain a specific case, when we do steam oxidation at 750°C and 6kg/cm² for 40 minutes, polycrystalline oxide film 6 of about 1400Å is deposited on the surface of polycrystalline silicon 3, and substrate oxide film 7 of about 2500Å is deposited on the surfaces of source 4 and drain 5, as shown in Figure 3.

Next is the etching of polycrystalline oxide film 6 and substrate oxide film 7 by ordinary BHF etching. This etching process is important and must be concluded by the time that polycrystalline oxide film 6 has been removed. With this BHF etching method, because the etching rates for polycrystalline oxide film 5 and for substrate oxide film 7 are the same, substrate oxide film 7 of some 1000Å remains, as in Figure 4, even after relatively thin polycrystalline oxide film 6 is removed.

The oxide film of some 1000\AA thickness has a [illegible] effect on the diffusion by P_2O_5 predeposition ordinarily and generally done, so that when predeposition-method diffusion is done on substrate 1 under the conditions of Figure 4, a large amount of phosphorus is diffused only on gate electrode 3 which is made of polycrystalline silicon, and the resistance values of the said electrode 3 can be reduced.

As is clear from the above explanation, because this invention diffuses the impurity only on the gate electrode, using the difference in deposition speed of the oxide films on the monocrystalline silicon and polycrystalline silicon in high-pressure /low temperature oxidation, the contact depth of the source and drain is shallow, and the resistance values of the MOS FET gate electrode with its thin gate oxide film can be reduced, making possible the manufacture of a specially fine MOS FET.

4. Simple explanation of figures

Figures 1 to 4 are cross-sectional diagrams showing the method of this invention by its processing sequences.

1	 substrate	4, 5	source, drain		
2	 gate oxide film	6	polycrystalline	oxide	film
3	 gate electrode	7	substrate oxide	film	

Applicant: Sanyo Electric Co., Ltd.

Agent: Shizuo Sano, Patent attorney